COURSE DESCRIPTION CARD

			F	aculty	of Ele	ctrical	Engin	eering	
Field of study	Electrical and Electronics Engineering and programme type							bachelor's degree, full time programme	
Specialization/ diploma path	- Study profile					-			
Course name	Workshop on Programmable Logic Device							Course code	IS-FEE-10038S
								Course type	elective
Forms and number of hours of tuition	L	С	LC	Р	SW	FW	S	Semester	summer
					30			No. of ECTS credits	4
Entry requirements							-		
Course objectives	Use of programmable logic device in real life example. Preparation of technical documentation, tools description and programming methods. Use of hardware description language to synthesise logic device controlling assigned plant. Oral presentation with discussion on individual project.								
Course content	Programmable logic device (PLD) especially field programmed gate array (FPGA) characterisation. Introduction to selected computer-aided design (CAD) tool and hardware description language (HDL). Programming and testing of logic devices based on standard and self-prepared libraries. Automatic control of selected peripheral device. Synthesis of real life example of logic devise based on FPGA modul.								
Teaching methods	project/specialization workshop.								
Assessment method	projects completion, presentation and discussion of the projects.								
Symbol of learning outcome	Learning outcomes After completing this subject student is able to: Reference to the learning outcomes for the field of study						learning outcomes for		
L01		characterize programmable logic devices;							
L02	g							mentation;	
LO3	рі	prepare his own technical documentation; presents problems and solutions concerning assigned project;							
LO5			use	necess		ogram	mina t	ools;	
LO6		use						language;	
LO7	ide							ject realization;	
LO8						ally and		•	
Symbol of learning outcome		Type of tuition during						Type of tuition during which the outcome is assessed	
LO1		pro	ject do	cume	ntation	and o	ral pre	sentation;	
LO2				proje	ct doc	umenta	ation;		

LO3	initial project documentation;						
LO4	oral presentation;						
LO5	project documentation;						
LO6	project documentation;						
L07	project documentation;						
LO8	discussion of the student's projects, evaluation of the student's performance in classes						
	Student workload (in hours)	No. of hours					
	participation in classes	3	80				
Calculation	preparation for classes	15					
	work on projects	60					
	participation in student-teacher sessions related to the class	1					
	preparation for and participation in project presentations	6					
	TOTAL:	112					
	Quantitative indicators	HOURS	No. of ECTS credits				
Student wor	30	1					
	112	4					
Basic references	Deschamps J. P.: Synthesis of arithmetic circuits FPGA, ASIC and embedded systems. J. Wiley, 2006. Chu P. P.: FPGA prototyping by VHDL examples: Xiling Spartan-3 version. J. Wiley, 2008. http://www.altera.com/literature/lit-index.html						
Supplementary references	1. http://www.fpga4fun.com/						
Organisational unit conducting the course	Department of Automatic Control and Robotics	Date of issuing the programme					
Author of the programme	Łukasz Sajewski, Ph.D. Eng.	08.02.2020					
l la atrius C alas	eses I.C., laboratory classes B., project SW., enecialization we	ulcahan F\M	£: a l al a ul a				

L - lecture, C - classes, LC - laboratory classes, P - project, SW - specialization workshop, FW - field work,

S – seminar