COURSE DESCRIPTION CARD

			F	aculty o	of Flectri	cal Fngi	neering		
Field of study	Faculty of Electrical Engineering Degree level and Electrical and Electronic Engineering programme type							bachelor's degree	
Specialization/ diploma path	- Study profile							-	
Course name	Field Programmable Gate Arrays							Course code	IS-FEE-10031W
Course name		1 101	u Fiogra	IIIIIIabie	Gale Ail		_	Course type	elective
Forms and	L	С	LC	Р	SW	FW	S	Semester	winter
number of hours of tuition	15		30					No. of ECTS credits	4
Entry requirements							•		
Course objectives	The target of this course is to introduce the students to the structural design of FPGAs in the way, which is appropriate for both programmers and hardware engineers.								
Course content	Internal FPGAs architecture, clock signal frequency synthesis, signal I/O standards. CAD software for designing FPGAs - Intel Quartus II software. Design flow of FPGAs. VHDL: fundamentalunits, librarydeclarations, entity, architecture. Concurrent code. Sequential code. State machines. Packages and components. Functions and procedures. IEEE standard packages. Techniques description of the project, simulation, implementation and programming of FPGAs. Constructing a digital circuit using FPGAs. Synthesis of complex hierarchical designs. Synthesis of digital systems using standard prototype modules. Support for external devices via FPGA: PWM signal modulation, I2C and SPI bus control.								
Teaching methods	describes the basic features and properties of FPGAs,								
Assessment method	lecture – test, laboratory classes – evaluation of reports								
Symbol of learning outcome	Learning outcomes						Reference to the learning outcomes for the field of study		
LO1	describes the basic features and properties of FPGAs,								
LO2			•		L stateme				
LO3					A platfor				
LO4			•		orogramn				
LO5					n and des				
LO6	combines various description techniques to design complex systems,								
L07	can run	a simple	digital s	ystem us	ing conve	entional _l	orototype	modules.	
LO8									
Symbol of learning outcome	Methods of assessing the learning outcomes					Type of tuition during which the outcome is assessed			
L01				evaluatir	ng the stu	dent's te	st		L

LO2	evaluating the student's test	l	<u> </u>					
LO3	evaluating the student's reports	LC						
LO4	evaluating the student's reports	LC						
LO5	evaluating the student's reports	LC						
LO6	evaluating the student's reports	LC						
LO7	evaluating the student's reports	LC						
LO8								
	No. of hours							
	lecture attendance	15						
	participation in laboratory classes	30						
	preparation for laboratory classes	20						
	working on reports	15						
	participation in student-teacher sessions related to the classes and	5						
Calculation	laboratory classes							
Galcalation	preparation for and participation in test	15						
	TOTAL:	10	00					
	Quantitative indicators	HOURS	No. of ECTS credits					
Stude	47	1,5						
	Student workload – practical activities							
Basic references	 Floyd L. T.: Digital Fundamentals with PLD Programming, Prentice Hall, 2005 Volnei A. Pedroni: Circuit Design with VHDL, MIT, Cambridge, London, 2004 Jha N.K., Gupta S.: Testing of Digital Systems, Cambridge University Press, 2003 IEEE Standard 1076-2008 VHDL-200X Hamblen J., Hall T., Furman M.: Rapid Prototyping of Digital Systems, Springer, 2008 							
Supplementary references	 Terasic Inc.: DE2-115 User Manual, www.terasic.com, 2010 My First FPGA for Altera DE2-115 Board, www.terasic.com, 2010 My First Nios II for Altera DE2-115 Board, www.terasic.com, 2010 Pedroni V.: Circuit Design with VHDL, MIT Press, 2004 Hwang E ELECTRONiX: Digital Logic and Microprocessor Design with VHDL, La Sierra University, 2005 							
Organisational unit conducting the course	Department of Automatics and Robotics	Date of issuing the programme						
Author of the programme	Marian Gilewski, Ph.D. Eng. 31.01.202							

L – lecture, C – classes, LC – laboratory classes, P – project, SW – specialization workshop, FW - field work, S – seminar